

THAT WHICH IS CLAIMED IS:

1. A method of forming a silicon carbide MOSFET device having a 10kV or higher blocking voltage rating, comprising the steps of:
 - 5 forming a boule-grown silicon carbide drift layer having a net n-type dopant concentration therein that is less than about $2 \times 10^{15} \text{ cm}^{-3}$;
 - forming a p-type silicon carbide base region on the silicon carbide drift layer;
 - forming an n-type silicon carbide source region that defines a p-n
 - 10 rectifying junction with the p-type silicon carbide base region; and
 - forming a gate electrode on the p-type silicon carbide base region.
2. The method of Claim 1, wherein said step of forming a silicon carbide drift layer comprises annealing a boule-grown silicon carbide wafer
- 15 at a sufficient temperature to reduce a trap density therein.
3. The method of Claim 2, wherein said step of forming a silicon carbide drift layer is preceded by the steps of:
 - forming a silicon carbide boule using a seeded sublimation growth
 - 20 technique or high-temperature CVD growth technique; and
 - irradiating the silicon carbide boule with thermal neutrons of sufficient fluence to thereby transmute some fraction of silicon atoms to phosphorus atoms within the silicon carbide boule.
- 25 4. The method of Claim 1, wherein the silicon carbide drift layer has a thickness in a range from between about 100 μm and about 400 μm .

5. A method of forming a high-voltage silicon carbide device,
comprising the steps of:

forming a boule-grown silicon carbide drift layer having a net n-type
dopant concentration therein that is less than about $2 \times 10^{15} \text{ cm}^{-3}$; and

5 forming n-type and p-type silicon carbide layers on the silicon carbide
drift layer.

6. The method of Claim 5, wherein said step of forming a silicon
carbide drift layer comprises annealing a boule-grown silicon carbide wafer
10 at a sufficient temperature to achieve a characteristic minority carrier
lifetime in excess of 50 nanoseconds therein.

7. The method of Claim 6, wherein said step of forming a silicon
carbide drift layer further comprises planarizing the silicon carbide wafer.

15

8. The method of Claim 6, wherein said step of forming a silicon
carbide drift layer is preceded by the steps of:

forming a silicon carbide boule using a seeded sublimation growth
technique or high-temperature CVD growth technique; and

20 irradiating the silicon carbide boule with thermal neutrons of sufficient
fluence to thereby transmute some fraction of silicon atoms to phosphorus
atoms within the silicon carbide boule.

9. The method of Claim 5, wherein the silicon carbide drift layer has a
25 thickness in a range from between about 100 μm and about 400 μm .

10. The method of Claim 6, wherein said step of forming a silicon carbide drift layer is preceded by the steps of:

forming a silicon carbide boule using a seeded sublimation growth technique or high-temperature CVD growth technique;

5 sawing the silicon carbide boule to yield a plurality of boule-grown silicon carbide wafers; and

irradiating the plurality of boule-grown silicon carbide wafers with thermal neutrons.

10 11. A method of forming a silicon carbide diode, comprising the steps of:

planarizing a boule-grown silicon carbide wafer having a net n-type dopant concentration therein, to define an n-type drift layer having opposing C and Si faces thereon and a thickness in a range from between

15 about 100 μm and about 400 μm ;

forming an n+ silicon carbide layer on the C-face of the n-type drift layer; and

forming a p+ silicon carbide layer on the Si-face of the n-type drift layer.

20

12. The method of Claim 11, wherein said planarizing step is preceded by the step of annealing the boule-grown silicon carbide wafer to reduce trap density therein.

25 13. The method of Claim 12, wherein said planarizing step is preceded by the steps of:

forming a silicon carbide boule using a seeded sublimation growth technique or high-temperature CVD growth technique; and

30 irradiating the silicon carbide boule with thermal neutrons of sufficient fluence to thereby transmute silicon atoms in the silicon carbide boule into phosphorus atoms.

14. A method of forming a silicon carbide power device, comprising the step of:

planarizing a boule-grown silicon carbide wafer to define an n-type drift layer having opposing C and Si faces thereon and a thickness sufficient to support a blocking voltage in excess of 5kV.

15. The method of Claim 14, wherein said planarizing step is preceded by the step of annealing the boule-grown silicon carbide wafer to reduce trap density therein.

16. The method of Claim 15, wherein said planarizing step is preceded by the steps of:

forming a silicon carbide boule using a seeded sublimation growth technique; and

irradiating the silicon carbide boule with thermal neutrons of sufficient fluence to thereby transmute some fraction of the silicon atoms in the silicon carbide boule into phosphorus atoms.

17. A silicon carbide power device, comprising:
a boule-grown silicon carbide drift layer having a net first conductivity type dopant concentration therein that is less than about $2 \times 10^{15} \text{ cm}^{-3}$; and
means, responsive to a bias signal, for injecting minority carriers of sufficient quantity into said drift layer to cause conductivity modulation therein during a forward on-state mode of operation.

18. The power device of Claim 17, wherein said means for injecting minority carriers comprises a silicon carbide region of opposite conductivity type relative to the silicon carbide drift layer; wherein the power device is selected from the group consisting of PiN diodes, BJTs, GTOs and IGBTs; and wherein a characteristic minority carrier lifetime in the silicon carbide drift layer is greater than about 50 nanoseconds.

19. The power device of Claim 17, wherein said drift region has a thickness in a range from between about 100 μm and about 400 μm .

5 20. The power device of Claim 18, wherein said drift layer has a thickness in a range from between about 100 μm and about 400 μm .

10 21. The power device of Claim 17, wherein said means for injecting minority carriers comprises a p-type silicon carbide epilayer on a Si-face of said drift layer.

22. The power device of Claim 19, wherein said means for injecting minority carriers comprises a p-type silicon carbide epilayer on a Si-face of said drift layer.

15 23. The power device of Claim 20, wherein said means for injecting minority carriers comprises a p-type silicon carbide implant region in a Si-face of said drift layer.

20 24. A PiN diode, comprising:
a boule-grown silicon carbide drift layer having opposing C and Si faces thereon and a net transmutation-doped phosphorus concentration therein;
an n+ silicon carbide epilayer on the C-face of said drift layer; and
a p+ silicon carbide epilayer on the Si-face of said drift layer.

25 25. The diode of Claim 24, wherein said drift layer has a thickness in a range from between about 100 μm and about 400 μm .

30 26. The diode of Claim 24, wherein said drift layer has a net n-type dopant concentration therein that is less than about $2 \times 10^{15} \text{ cm}^{-3}$.

27. The diode of Claim 25, wherein said drift layer has a net n-type dopant concentration therein that is less than about $2 \times 10^{15} \text{ cm}^{-3}$.

5 28. A PiN diode, comprising:
a boule-grown silicon carbide drift layer having a net n-type conductivity;
an n-type silicon carbide epilayer on a first face of said drift layer; and
a p-type silicon carbide epilayer on a second face of said drift layer.

10 29. The diode of Claim 28, wherein said drift layer has a thickness in a range from between about $100 \text{ }\mu\text{m}$ and about $400 \text{ }\mu\text{m}$.

15 30. The diode of Claim 28, wherein said drift layer has a net n-type dopant concentration therein that is less than about $2 \times 10^{15} \text{ cm}^{-3}$.

15 31. A method of forming a high-voltage silicon carbide MOSFET device, comprising the steps of:
forming a boule-grown silicon carbide drift layer having a net n-type dopant concentration therein that is less than about $2 \times 10^{15} \text{ cm}^{-3}$;
20 forming an n-type silicon carbide epilayer that extends on the silicon carbide drift layer and has a higher n-type dopant concentration therein relative to the silicon carbide drift layer;
forming a p-type silicon carbide base region that defines a p-n rectifying junction with the n-type silicon carbide epilayer;
25 forming an n-type silicon carbide source region that defines a p-n rectifying junction with the p-type silicon carbide base region; and
forming a gate electrode on the p-type silicon carbide base region.

32. A method of forming a silicon carbide JFET having a 10kV or higher blocking voltage rating, comprising the steps of:

forming a boule-grown silicon carbide drift layer having a net n-type dopant concentration therein that is less than about $2 \times 10^{15} \text{ cm}^{-3}$;

5 forming an n-type silicon carbide epilayer on the silicon carbide drift layer;

forming an n-type silicon carbide source region in the n-type silicon carbide epilayer; and

10 forming a p-type silicon carbide gate electrode on the n-type silicon carbide epilayer.

33. The method of Claim 32, wherein said step of forming an n-type silicon carbide epilayer is preceded by the step of forming a p-type silicon carbide buried region in the silicon carbide drift layer; wherein said step of forming an n-type silicon carbide epilayer comprises forming an n-type silicon carbide epilayer that defines a p-n rectifying junction with the p-type silicon carbide buried region and a non-rectifying junction with the silicon carbide drift layer; and wherein said step of forming a p-type silicon carbide gate electrode comprises forming a p-type silicon carbide gate electrode that extends opposite a portion of the p-type silicon carbide buried region.

34. The method of Claim 33, further comprising the step of forming a source electrode that ohmically contacts the n-type silicon carbide source region and the p-type silicon carbide buried region.

35. The method of Claim 32, wherein said step of forming a silicon carbide drift layer comprises annealing a boule-grown silicon carbide wafer at a sufficiently high temperature to reduce a density of traps therein.

36. The method of Claim 32, wherein said step of forming a silicon carbide drift layer is preceded by the steps of:

forming a silicon carbide boule using a seeded sublimation growth technique; and

5 irradiating the silicon carbide boule with thermal neutrons of sufficient fluence to thereby transmute silicon atoms to phosphorus atoms within the silicon carbide boule.

10 37. The method of Claim 32, wherein the silicon carbide drift layer has a thickness in a range from between about 100 μm and about 400 μm .

38. A method of forming a silicon carbide MOSFET device having a 10kV or higher blocking voltage rating, comprising the steps of:

15 forming a boule-grown silicon carbide drift layer having a net first conductivity type dopant concentration therein that is less than about $2 \times 10^{15} \text{ cm}^{-3}$;

forming a second conductivity type silicon carbide base region on the silicon carbide drift layer;

20 forming a first conductivity type silicon carbide source region that defines a p-n rectifying junction with the second conductivity type silicon carbide base region; and

forming a gate electrode on the second conductivity type silicon carbide base region.

25 39. The method of Claim 38, wherein said step of forming a silicon carbide drift layer comprises annealing a boule-grown silicon carbide wafer at a sufficient temperature to reduce a trap density therein.

30 40. The method of Claim 39, wherein said step of forming a silicon carbide drift layer further comprises planarizing the silicon carbide wafer.

41. The method of Claim 38, wherein said step of forming a silicon carbide drift layer is preceded by the steps of:

forming a silicon carbide boule using a seeded sublimation growth technique; and

5 irradiating the silicon carbide boule with thermal neutrons of sufficient fluence to thereby transmute some fraction of silicon atoms to phosphorus atoms within the silicon carbide boule.

10 42. The method of Claim 38, wherein the silicon carbide drift layer has a thickness in a range from between about 100 μm and about 400 μm .

43. A silicon carbide power device, comprising:

a boule-grown silicon carbide drift layer having a net n-type dopant concentration therein that is less than about $2 \times 10^{15} \text{ cm}^{-3}$; and

15 means, responsive to a bias signal, for injecting minority carriers of sufficient quantity into said drift layer to cause conductivity modulation therein during a forward on-state mode of operation.

20 44. A method of forming a silicon carbide device having a 10kV or higher blocking voltage rating, comprising the steps of:

forming a boule-grown silicon carbide drift layer having a net n-type dopant concentration therein that is less than about $2 \times 10^{15} \text{ cm}^{-3}$;

forming a p-type silicon carbide base region on the silicon carbide drift layer;

25 forming an n-type silicon carbide source region that defines a p-n rectifying junction with the p-type silicon carbide base region; and

forming a gate electrode on the p-type silicon carbide base region.

30 45. The method of Claim 44, wherein the device is selected from the group consisting of MOSFETs and IGBTs.